14

15

16

1

What is claimed is:

1	1. A speed converter for converting the speed of packets
2	transmitted between first and second communication nodes respectively
3	attached to first and second IEEE-1394 serial buses, comprising:
4	a first transceiver node for receiving an inbound first packet at a
5	first speed from the first bus and transmitting an inbound second packet
6	as an outbound second packet at the first speed to the first bus;
7	a second transceiver node for transmitting said inbound first packe
8	as an outbound first packet at a second speed to the second bus and
9	receiving said inbound second packet at the second speed from the
10	second bus; and
11	header translation circuitry for translating destination identifier of
12	said inbound first packet to destination identifier of said outbound first

packet according to a mapped relationship between the first transceiver

node and the second communication node, and translating destination

identifier of said inbound second packet to destination identifier of said

- 2. The speed converter of claim 1, wherein the first transceiver node comprises:
- a first physical layer processor connected to said first bus;
- a first link layer processor connected to the first physical layer
- 5 processor; and

outbound second packet.

- 6 first speed setting means for setting a value representative of said
- first speed into said first link layer processor,
- wherein said second transceiver node comprises:

a second physical layer processor connected to said second bus; 9 a second link layer processor connected to the second physical layer 10 processor; and 11 second speed setting means for setting a value representative of 12 13 said second speed into said second link layer processor, wherein said header translation circuitry comprises: 14 a memory for storing identifiers for mapping said first transceiver 15 node to said second communication node; and 16 control circuitry connected to said first and second link layer 17 processors for receiving a packet therefrom and rewriting destination 18 identifier of the packet according to the identifiers stored in said 19 memory when a transaction is initiated from said first bus. 20

- 3. The speed converter of claim 1, wherein said memory further stores identifiers for mapping said second transceiver node to said first communication node, and wherein said control circuitry receives a packet from said second transceiver node and rewrites destination identifier of the packet according to the identifiers stored in said memory when a transaction is initiated from said second bus.
- 4. A speed converter for converting the speed of packets
 transmitted between a plurality of first communication nodes attached
 to a first IEEE-1394 serial bus and a plurality of second communication
 nodes attached to a second IEEE-1394 serial bus, comprising:
 at least one first repeater node connected to the first bus;
 a first transceiver node for receiving an inbound first asynchronous
 packet from the first bus at a first speed via said at least one first

repeater node and transmitting an inbound second asynchronous packet 8 as an outbound second asynchronous packet at the first speed to the first 9 bus via said at least one first repeater node, the first transceiver node 10 11 having identifiers identifying the first transceiver node itself and said at 12 least one first repeater node; at least one second repeater node connected to the second bus; 13 a second transceiver node for transmitting said inbound first 14 asynchronous packet as an outbound first asynchronous packet to the 15 16 second bus at a second speed via at least one second repeater node and 17 receiving the inbound second asynchronous packet from the second bus at the second speed via said at least one second repeater node and 18 19 receiving said inbound second asynchronous packet at the second speed from the second bus via said at least one second repeater node, the 20 second transceiver node having identifiers identifying the second 21 transceiver node itself and said at least one second repeater node; and 22 23 header translation circuitry for translating destination identifier of said inbound first asynchronous packet received by the first transceiver 24 node to destination identifier of said outbound first asynchronous 25 packet according to mapped relationships between said second 26 communication nodes and said first transceiver node and said at least 27 28 one first repeater node, and translating destination identifier of said 29 inbound second asynchronous packet received by the second transceiver node to destination identifier of said outbound second asynchronous 30 31 packet according to mapped relationships between said first 32 communication nodes and said second transceiver node and said at 33 least one second repeater node.

- 5. The speed converter of claim 1 or 4, wherein said second
- 2 transceiver node receives, from the second bus, an isochronous packet
- 3 containing a first channel number at said second speed, and wherein
- 4 said first transceiver node receives the isochronous packet from the
- 5 second transceiver node and translates the first channel number of the
- 6 received packet to a second channel number and transmits the
- 7 isochronous packet containing the second channel number at said first
- 8 speed to the first bus.
- 6. The speed converter of claim 1 or 4, further comprising means
- 2 for synchronizing clock timing of said first transceiver node to clock
- 3 timing of said second transceiver node.
- The speed converter of claim 4, wherein the first transceiver node comprises:
- a firşt physical layer processor;
 - a first link layer processor connected to the first physical layer processor; and
- 6 first speed setting means for setting a value representative of said
- 7 first speed into said first link layer processor,
- wherein said at least one first repeater node comprises a third
- 9 physical layer processor connected in series between said first bus and
- 10 said first physical processor;
- wherein said second transceiver node comprises:
- a fourth physical layer processor;
- a second link layer processor connected to the fourth physical layer
- 14 processor; and

18

19

20

second speed setting means for setting a value representative of said second speed into said second link layer processor,

wherein said at least one second repeater node comprises a fifth physical layer processor connected in series between said second bus and said fourth physical processor;

wherein said header translation circuitry comprises:

a memory for storing identifiers for mapping said second communication nodes to said first transceiver node and said at least one first repeater node and storing identifiers for mapping said first communication nodes to the second transceiver node and said at least one second repeater node; and

control circuitry connected to said first and second link layer
processors for receiving an asynchronous packet therefrom and
rewriting destination identifier of the asynchronous packet according to
the identifiers stored in said memory when a transaction is initiated
from each of said first and second buses.

- 1 8. The speed converter of claim 2 or 7, wherein said first link
- 2 layer processor includes first register means for setting a first channel
- 3 number and said second link layer processor includes second register
- 4 means for setting a second channel number,
- said second link layer processor receiving an isochronous packet
- containing said second channel number from said second bus at said
- 7 second speed and forwarding the received packet to said first link layer
- 8 processor via a data path,
- 9 said first link layer processor translating the channel number of
- 10 said isochronous packet forwarded from said second link layer

11 processor to said first channel number and transmitting the channel

12 number translated isochronous packet toward the first bus at said first

13 speed.

1

9. The speed converter of claim 4,

wherein the first transceiver node is responsive to receipt of a first

- 3 asynchronous request packet requesting start or end of transmission of
- 4 isochronous packets from said first bus for forwarding the received first
- 5 asynchronous request packet to said second transceiver node,
- 6 wherein the second transceiver node is responsive to the first
- 7 asynchronous request packet from the first transceiver node for setting
- 8 the second transceiver node in a state for preparing start or end of
- 9 transmission of isochronous packets to said second bus,
- wherein the first transceiver node is responsive to receipt of a
- second asynchronous request packet requesting start or end of reception
- of isochronous packets from said first bus for setting the first transceiver
- 13 node in a state for preparing start or end of transmission of isochronous
- packets to the first bus.
 - 10. The speed converter of claim 9,
- wherein the second transceiver node transmits an asynchronous
- 3 request packet to the second bus requesting one of the communication
- 4 nodes on the second bus for starting or ending transmission of
- 5 isochronous packets when the first transceiver node receives said first
- 6 asynchronous request packet from the first bus,
- wherein the second transceiver node transmits an asynchronous
- 8 request packet to the second bus requesting said one communication

- 9 node to set in a state preparing for start or end of reception of
- 10 isochronous packets when the first transceiver node receives said
- second asynchronous request packet from the first bus.
- 1 11. The speed converter of claim 10, wherein one of said first and
- 2 second transceiver nodes includes bus reset recovery means responsive
- 3 to an occurrence of a bus reset for resetting said one of the
- 4 communication nodes in the state which was attained when said bus
- 5 reset occurred.
- 1 12. The speed converter of claim 10, wherein said first transceiver
- 2 node includes an output master plug register (oMPR), an input master
- 3 plug register (iMPR), an output plug control register (oPCR) and an
- 4 input plug control register (iPCR), all of said plug and control registers
- 5 being specified according to IEC-61883 standard,
- 6 wherein said first transceiver node (211) is arranged to initialize
- 7 said plug and control registers according to values set in said one
- 8 communication node on said second bus, and modify values set in data
- 9 rate capability field of said oMPR and iMPR and a value set in data rate
- 10 field of said oPCR to said first speed.
 - 13. The speed converter of claim 12,
- wherein said first transceiver node translates a first channel
- 3 number contained in a first isochronous packet from said second bus to
- 4 a second channel number set in channel number field of said oPCR
- 5 when a value indicating transmission of an isochronous packet is set in
- 6 said oMPR,

3

4

2

3

4

5

6

wherein said first transceiver node translates the second channel
number contained in a second isochronous packet from said first bus to
said first channel number contained in said first isochronous packet
when a value indicating reception of an isochronous packet is set in said
iPCR.

1 14. The speed converter of claim 13, wherein said first channel 2 number is a default number of decimal 63.

15. The speed converter of any one of claims 4 to 14, wherein the asynchronous packet received from one of said first and second buses is a configuration ROM read request packet for accessing a configuration ROM having a bus address in the range between a hexadecimal value of FFFF F000 0400 and a hexadecimal value of FFFF F000 07FC.

 $\sqrt{19}$ and 9

16. The speed converter of any one of claims 4 to 14,

wherein said memory stores configuration ROM data of the communication nodes of said first and second buses,

wherein said first transceiver node is responsive to receipt of a configuration ROM read request packet from said first bus for reading

7 destination identifier contained in the received read request packet and

configuration ROM data from said memory corresponding to the

8 transmitting a read response packet to the first bus containing the read

9 configuration ROM data,

wherein said second transceiver node is responsive to receipt of a configuration ROM read request packet from said second bus for reading configuration ROM data from said memory corresponding to

the destination identifier contained in the received read request packet and transmitting a read response packet to the second bus containing the read configuration ROM data.

- 17. The speed converter of claim 16, wherein the configuration
- 2 ROM data stored in said memory by rewriting lower 64 bits of
- 3 Bus_Info_Block of configuration ROM data of each of said
- 4 communication nodes and lower 64 bits of Node_Unique_Id leaf with
- 5 64-bit Extended Unique Identifier and rewriting module_vendor_id
- 6 field of Module_Vendor_Id entry with a company ID indicating the
- 7 manufacturer of the speed converter.
- 1 18. A speed converter for converting the speed of packets
- 2 transmitted between a plurality of first communication nodes attached
- 3 respectively to a plurality of first IEEE-1394 serial buses and at least one
- 4 second communication node attached to a second bus, comprising:
- a plurality of speed conversion units associated respectively with
- 6 said plurality of first buses, each of said speed conversion units
- 7 including:
- a first transceiver node for receiving an inbound first packet at a
- 9 first speed from the associated first bus and transmitting an inbound
- 10 second packet as an outbound second packet at the first speed to the
- 11 associated first bus;
- a second transceiver node for transmitting said inbound first packet
- as an outbound first packet at a second speed to the second bus and
- 14 receiving said inbound second packet at the second speed from the
- 15 second bus; and

header translation circuitry for translating destination identifier of said inbound first packet to destination identifier of said outbound first packet according to mapped relationship between the first communication node of the associated first bus and said at least one second communication node, and translating destination identifier of said inbound second packet to destination identifier of said outbound second packet.

- 1 19. A method of converting the transmission speed of packets
- 2 transmitted between a first communication node and a second
- 3 communication node respectively attached to first and second IEEE-
- 4 1394 serial buses, comprising:
- 5 receiving, at a first transceiver node, an inbound first packet
- 6 transmitted at a first speed from said first bus;
- 7 translating destination identifier of said inbound first packet to
- 8 destination identifier of an outbound first packet;
- 9 transmitting the outbound first packet from a second transceiver
- 10 node to the second bus at a second speed;
- receiving, at said second transceiver node, an inbound second
- 12 packet at said second speed from said second bus;
- translating destination identifier of said inbound second packet to
- 14 destination identifier of an outbound second packet; and
- transmitting the outbound second packet from the first transceiver
- 16 node to said first bus at said first speed.
 - 20. The method of claim 19, further comprising:

2 setting a first channel number in said first transceiver node and setting a second channel number in said second transceiver node; 3 receiving, at said second transceiver node, an isochronous packet 4 containing a second channel number from said second bus at said 5 second speed; 7 translating the channel number of said isochronous packet to said 8 first channel number at said first transceiver node; and transmitting the channel-translated isochronous packet from the 9 first transceiver node to the first bus at said first speed. 10

1 A method of converting the speed of packets transmitted between a plurality of first communication nodes attached to a first 2 IEEE-1394 serial bus and a plurality of second communication nodes 3 attached to a second IEEE-1394 serial bus, comprising: 4 receiving, at a first transceiver node, an inbound first packet from 5 6 the first bus at a first speed via at least one first repeater node; 7 translating destination identifier of said inbound first packet to destination identifier of an outbound first packet according to 8 relationships between said second communication nodes and said first 9 10 transceiver node and said at least one first repeater node; 11 transmitting from a second transceiver node said outbound first packet to the second bus at a second speed via at least one second 12 repeater node; 13 14 receiving, at said second transceiver node, an inbound second packet from the second bus at the second speed via said at least one 15 second repeater node; 16

translating destination identifier of said inbound second packet to
destination identifier of an outbound second packet according to
relationships between said first communication nodes and said second
transceiver node and said at least one second repeater node; and
transmitting from the first transceiver node said outbound second
packet to the first bus via said at least one first repeater node at said first

23 speed